Loading...

DESIGN OF 4x4 BIT SRAM USING VHDL

©2014 Academic Paper 82 Pages

Summary

Memory arrays are an essential building block in any digital system. The aspects of designing an SRAM are very vital to designing other digital circuits as well. The majority of space taken in an integrated circuit is the memory. SRAM design consists of key considerations, such as increased speed and reduced layout area. The hope for this project was to be able to create an efficient and compact SRAM. Due to time limitations, the goal was to create a working SRAM design and to learn how the SRAM functions. Design choices were made and justified appropriately. RAM has become a major component in many VLSI Chips due to their large storage density and small access time. SRAM has become the topic of substantial research due to the rapid development for low power, low voltage memory design during recent years due to increase demand for notebooks, laptops, IC memory cards and hand held communication devices. SRAMs are widely used for mobile applications as both on chip and off c, because of their ease of use and low standby leakage .The main objective of this paper is evaluating performance in terms of Power consumption, delay .

Excerpt

Table Of Contents


Details

Pages
Type of Edition
Originalausgabe
Year
2014
ISBN (PDF)
9783954894413
File size
1.4 MB
Language
English
Publication date
2016 (February)
Keywords
SRAM VLSI chip Digital system VHDL Memory Design
Previous

Title: DESIGN OF 4x4 BIT SRAM USING VHDL
book preview page numper 1
book preview page numper 2
book preview page numper 3
book preview page numper 4
book preview page numper 5
book preview page numper 6
book preview page numper 7
book preview page numper 8
book preview page numper 9
book preview page numper 10
book preview page numper 11
book preview page numper 12
book preview page numper 13
book preview page numper 14
book preview page numper 15
book preview page numper 16
82 pages
Cookie-Einstellungen